



16 KEYS OR 8 KEYS TOUCH PAD DETECTOR IC

GENERAL DESCRIPTION

The TTP229-AQG TonTouch™ IC is capacitive sensing design specifically for touch pad controls. The device built in regulator for touch sensor. Stable sensing method can cover diversity conditions. Human interfaces control panel links through non-conductive dielectric material. The main application is focused at replacing of the mechanical switch or button. The ASSP can independently handle the 8 touch pads or up to 16 touch pads.

FEATURES

- Operating voltage : 2.4V~5.5V
- Built-in regulator
- Stand-by current
At 3V, and sleep mode slow sampling rate 8Hz :
=> Typical 2.5uA for 16 input keys
=> Typical 2.0uA for 8 input keys
- Provides to set 8 direct keys or 16 direct keys by option
- Provides to set 8 separate outputs only for 8 direct input keys mode
- Has two kinds of serial output interface, both can use for 8 and 16 direct input keys mode
Include 2-wires serial interface and I²C-bus slave interface, they are selected by option
- 8 separate outputs can select output driving types by option
(CMOS/OD/OC with active high/low)
- 2-wires serial interface can select active high or low by option
- Offer multi-key or single-key feature by option
- Provides two kinds of sampling rate that slow sampling rate 8Hz and fast sampling rate 64Hz at sleep mode
- Have the maximum key-on time about 80sec by pin option
- Sensitivity can adjust by the capacitance(1~50pF) outside
- After power-on have about 0.5sec stable-time,
During the time do not touch the key pad, and all functions are disabled
- Auto calibration for environment changing
And the re-calibration period is about 4.0sec, when all keys are not activated for fixed time

APPLICATION


- Wide consumer products
- Button key replacement




Preliminary

TTP229-AQG
TonTouch™

BLOCK DIAGRAM



PACKAGE CONFIGURATION





Preliminary

TTP229-AQG
TonTouch™**PIN DESCRIPTION**

Pin No.	Pin Name	Share Pin	I/O Type	Pin Description
1	TP5	WPSCT	I/O	Touch pad input pin(KEY-5) Sampling rate at sleep mode function option(8Hz/64Hz) Default is 8Hz
2	TP4	SKMS0	I/O	Touch pad input pin(KEY-4) Key action function option-0(Single-key/Multi-key) Default is all single-key
3	VDD		P	Positive power supply
4	VSS		P	Negative power supply, ground
5	SLPSENA		I/O	Sleep mode sensitivity adjustment pin for group-A(TP0~7)
6	TP3	SKMS1	I/O	Touch pad input pin(KEY-3) Key action function option-1(Single-key/Multi-key) Default is all single-key
7	TP2	KYSEL	I/O	Touch pad input pin(KEY-2) Key number function option(8-keys/16-keys) Default is 8-keys
8	SENADJ0		I/O	Touch pad TP0~3 sensitivity adjust common pin
9	TP1	SAHL	I/O	Touch pad input pin(KEY-1) Output type function option(Active High/Low) Default is active-high for TPQ0~7, active-low for 2-wires serial type(SCL and SDO)
10	TP0	OPDEN	I/O	Touch pad input pin(KEY-0) Output type function option(CMOS/OD/OC for 8-keys) Default is CMOS
11	TP15	TPQ7	I/O/OD	Touch pad input pin(KEY-15) 8-keys direct output pin(TPQ7)
12	TP14	TPQ6	I/O/OD	Touch pad input pin(KEY-14) 8-keys direct output pin(TPQ6)
13	SENADJ3		I/O	Touch pad TP12~15 sensitivity adjust common pin
14	TP13	TPQ5	I/O/OD	Touch pad input pin(KEY-13) 8-keys direct output pin(TPQ5)
15	TP12	TPQ4	I/O/OD	Touch pad input pin(KEY-12) 8-keys direct output pin(TPQ4)
16	SDA		I/OD	Data pin for the I ² C-bus serial data interface
17	SDO		O	Data pin for the 2-wires serial output, option active Low/High by TP1
18	SCL		I	Serial clock input pin for serial type At 2-wires serial type can be set active Low/High by TP1
19	SLPSENB		I/O	Sleep mode sensitivity adjustment pin for group-B(TP8~15)
20	TP11	TPQ3	I/O/OD	Touch pad input pin(KEY-11) 8-keys direct output pin(TPQ3)



Preliminary

TTP229-AQG
TonTouch™

Pin No.	Pin Name	Share Pin	I/O Type	Pin Description
21	TP10	TPQ2	I/O/OD	Touch pad input pin(KEY-10) 8-keys direct output pin(TPQ2)
22	SENADJ2		I/O	Touch pad TP8~11 sensitivity adjust common pin
23	TP9	TPQ1	I/O/OD	Touch pad input pin(KEY-9) 8-keys direct output pin(TPQ1)
24	TP8	TPQ0	I/O/OD	Touch pad input pin(KEY-8) 8-keys direct output pin(TPQ0)
25	TEST		I-PL	Only for test
26	A2		I-PH	A2~0 are input pins for the I ² C-bus device address selection
27	A1		I-PH	A2~0 are input pins for the I ² C-bus device address selection
28	A0		I-PH	A2~0 are input pins for the I ² C-bus device address selection
29	SLSERT		I-PH	The option pin for serial output type selection Default is 2-wires serial type
30	TP7	SKSRT	I/O	Touch pad input pin(KEY-7) Maximum key-on time function option(Infinite/80sec) Default is infinite
31	TP6	SLWPTM	I/O	Touch pad input pin(KEY-6) Sleep mode sampling length function option(4.0/2.0mS) Default is 4.0ms
32	SENADJ1		I/O	Touch pad TP4~7 sensitivity adjust common pin

Note : Pin Type

I => CMOS input only

I-PH => CMOS input and pull-high resister

I-PL => CMOS input and pull-low resister

O => CMOS push-pull output

I/O => CMOS I/O

P => Power / Ground

OD => CMOS open drain output

(For OD TPQ0~TPQ7 pins have Diode protective circuit, SDA pin has no Diode protective circuit)

**ELECTRICAL CHARACTERISTICS****• Absolute Maximum Ratings**

Parameter	Symbol	Conditions	Value	Unit
Operating Temperature	T _{OP}	—	-40 ~ +85	°C
Storage Temperature	T _{STG}	—	-50 ~ +125	°C
Power Supply Voltage	VDD	Ta=25°C	VSS-0.3 ~ VSS+6.0	V
Input Voltage	V _{IN}	Ta=25°C	VSS-0.3 to VDD+0.3	V
Human Body Mode	ESD	—	6	KV
Note : VSS symbolizes for system ground				

• DC/AC Characteristics : (Test condition at room temperature=25°C)

Parameter	Symbol	Test Condition		Min.	Typ.	Max.	Unit
Operating Voltage	VDD			2.4	-	5.5	V
Internal Regulator Output	VREG			2.2	2.3	2.4	V
Operating Current (no load)	I _{OP}	VDD=3.0V			20		uA
Stand-by Current (VDD=3.0V) (Sampling length 4.0mS)	I _{SD}	Sampling rate 8Hz	Set 8-Keys		2.0		uA
			Set 16-Keys		2.5		
		Sampling rate 64Hz	Set 8-Keys		5.5		
			Set 16-Keys		9.0		
Input Ports	V _{IL}	Input Low Voltage		0	-	0.2	VDD
Input Ports	V _{IH}	Input High Voltage		0.8	-	1.0	VDD
Output Port Sink Current	I _{OL}	VDD=3V, V _{OL} =0.6V		-	8	-	mA
Output Port Source Current	I _{OH}	VDD=3V, V _{OH} =2.4V		-	-4	-	mA
Wake-up Response Time (at sleep mode)	T _{WU}	VDD=3V, Sampling rate 8Hz			125		mS
		VDD=3V, Sampling rate 64Hz			15.6		mS
Output Response Time (at operation)	T _R	VDD=3V, set 16-keys			32		mS
		VDD=3V, set 8-keys			16		mS
Maximum Key-on Time	T _{MOT}			50	80	110	Sec
Input Pin Pull-high Resistor (SLSERT, A0~A2)	R _{PH}	VDD=3V,			30K		ohm
Input Pin Pull-low Resistor (TEST)	R _{PL}	VDD=3V,			30K		ohm

FUNCTION DESCRIPTION

1. Sensitivity adjustment

The total loading of electrode size and capacitance of connecting line on PCB can affect the sensitivity. So the sensitivity adjustment must according to the practical application on PCB. The TTP229-AQG offers some methods for adjusting the sensitivity outside.

1-1 by the electrode size

Under other conditions are fixed. Using a larger electrode size can increase sensitivity. Otherwise it can decrease sensitivity. But the electrode size must use in the effective scope.

1-2 by the panel thickness

Under other conditions are fixed. Using a thinner panel can increase sensitivity. Otherwise it can decrease sensitivity. But the panel thickness must be below the maximum value.

1-3 by the value of external capacitor (please see the down Figure 1-3-1)

Under other conditions are fixed. When adding the values of CJ0~CJ3 and CJWA and CJWB will reduce sensitivity in the useful range ($1\text{pF} \leq \text{CJ0} \sim \text{CJ3} \leq 50\text{pF}$, $1\text{pF} \leq \text{CJWA} \sim \text{CJWB} \leq 50\text{pF}$).

When do not use any capacitor that means open on the position of capacitor, the sensitivity is most sensitive. The capacitors CJ0~CJ3 are used to adjust the sensitivity of keys at operation mode.

The capacitors CJWA and CJWB are used to adjust the Wake-up sensitivity at sleep mode.

About the relation of capacitor and controlled keys please to see below table.

The capacitor	The keys-group controlled and adjusted
CJ0	K0~K3 group
CJ1	K4~K7 group
CJ2	K8~K11 group
CJ3	K12~K15 group
CJWA	K0~K7 group
CJWB	K8~K15 group

Note : When using the value of capacitor to adjust the sensitivity, recommending to adjust the CJ0~CJ3 capacitor for K0~K15 first, then adjusting the CJWA and CJWB capacitor for Wake-up sensitivity.




Figure 1-3-1

2. Input keys number select

The TTP229-AQG has 8 keys input mode and 16 keys input mode. These modes are selected via high-value resistor connected to the TP2(KYSEL) pin to VSS, or not. The default that TP2(KYSEL) pin is not used resistor connected to VSS is selected 8 keys input mode. Another is selected 16 keys input mode that has used a high-value resistor connected to VSS.


3. Output mode

The TTP229-AQG has 8 pins direct output mode and two kinds of serial output interface mode. The output of 16 keys input mode only offer serial output interface. The 8 keys input mode has two kinds of output that 8 pins direct output and serial output interface. The 8 pins direct output only use at 8 keys input mode. The two kinds of serial output interface mode include I²C-bus slave interface and 2-wires serial interface. The two modes use common clock input pin that is SCL pin. At the same time only one mode can work. They are selected by the SLSERT pin. The default that the SLSERT pin is floating or connected to VDD is set 2-wires serial interface. When the SLSERT pin is connected to VSS, it is set I²C-bus slave interface.

3-1 At the 8 pins direct output mode, the TTP229-AQG has two kinds of output type that they are CMOS type output and OD (Open Drain) type output. These are selected by the TP0(OPDEN) pin. The CMOS type output is default that the TP0(OPDEN) pin is not used any component to VSS. When the TP0(OPDEN) pin is used a high-value resistor connected to VSS, it is selected OD type output.

3-2 When selecting 8 pins direct CMOS output mode, the output channels can be set active-high or active-low by TP1(SAHL) pin. The default that the TP1(SAHL) pin is not used a high-value resistor, it is set active-high. When the TP1(SAHL) pin has a high-value resistor connected to VSS, it is set active-low.

3-3 At 8 pins direct OD output mode, it has OD (Open Drain) or OC (Open collector) output mode to be selected by the TP1(SAHL) pin. The TP1(SAHL) pin has a high-value resistor connected to VSS, it is selected OC mode. Another it is selected OD mode that does not has a resistor. The default is OD mode. The states of OD mode are floating and active-low. And the states of OC mode are floating and active-high. The structure of OD and OC output mode please to see the below figure.



Note : the output pins have Diode protective circuit in the chip. So when it selected OD or OC mode. Do not propose to connect other device that uses the different voltage. That avoids to occurring the leakage current in the system.

3-4 The 2-wires serial output interface mode can be selected by the SLSERT pin that it has to be floated or connected to VDD. At the mode the SDO pin is data output pin, the SCL is clock input pin, both can be set active-high and active-low by TP1(SAHL) pin. The default is active-low that TP1(SAHL) pin is not used resistor connected to VSS. Another it is active-high that is used a high-value resistor connected to VSS.

The 2-wires serial mode supports always polling data for other device on the system. Or other device can wait that TTP229-AQG outputs the data valid (DV) signal by the SDO pin, and it can give the clock signal to TTP229-AQG SCL pin and get the key data from SDO pin.

The TTP229-AQG 2-wires serial interface supports a timeout mechanism for SCL pin. If the SCL pin has no signal edge change over 2ms, the 2-wires serial interface will reset itself and return to stand-by state.



2-wires serial interface mode timing please see below :

The D0~D15 correspond to data of the TP0~TP15.

3-4-1. When TP1=0, TP2=0 : Set 16-keys active-high




Figure 3-4-1: The timing for 16 input keys and active-high

3-4-2. When TP1=1, TP2=0 : Set 16-keys active-low




Figure 3-4-2: The timing for 16 input keys and active-low

3-4-3. When TP1=0, TP2=1 : Set 8-keys active-high




Figure 3-4-3: The timing for 8 input keys and active-high

3-4-4. When TP1=1, TP2=1 : Set 8-keys active-low




Figure 3-4-4: The timing for 8 input keys and active-low

The parameters for figure 3-4-1~4:

Parameter	Min.	Typ.	Max.	Unit
DV	-	93	-	us
Tw	10	-	-	us
Tout	-	2	-	ms
T_resp(for 16-KEYS)	-	32	-	ms
T_resp(for 8-KEYS)	-	16	-	ms
F_SCL	1K	-	512K	Hz



3-5 For I²C-bus slave interface mode selection, the SLSERT pin has to be connected to VSS.

At the mode the SDA pin is a serial data pin, the SCL is a serial clock input pin. The SDA and SCL pins must be pulled-high with an external resistor.

And the 4-bits identify code for the TTP229-AQG is " (1010) ". The device address is defined by the state of the A0, A1 and A2 pins. The three pins have pull-high resistor internal, can be set to 0 external. The TTP229-AQG 8-bits slave device address includes 4-bits identifier, 3-bits option address and R/W bit (see the Table 3-5-1).

The TTP229-AQG IC uses the I²C-bus slave interface data transmission protocol to output the data of the touch pads (TP0~TP15 pins), so the TTP229-AQG only accepts the read operation that R/W bit is " 1 ". If it is " 0 ", the TTP229-AQG will not respond the write operation. Otherwise, the I²C-bus slave interface of TTP229-AQG conforms to the communication protocols. It supports the fast mode that the maximum SCL clock frequency is 400KHz.

The I²C-bus slave interface supports the following communication protocols:

Bus not busy : The SDA and the SCL lines remain High level when the bus is not active.

Start condition : Start condition is SDA 1 to 0 transition when SCL=1.(see figure 3-5-2)

Stop condition : Stop condition is SDA 0 to 1 transition when SCL=1.(see figure 3-5-2)

Data valid : Following a start condition, the data on the SDA line must be stable during the High period of SCL. The High or Low state of the data line can only change when the clock signal on the SCL line is Low.(see figure 3-5-2)

ACK (Acknowledge) : An ACK signal indicates that a data transfer is completed successfully. The transmitter (the master or the slave) releases the bus after transmitting eight bits. During the ninth clock, which the master generates, the receiver pulls the SDA line low to acknowledge that it successfully received the eight bits of data. But the slave does not send an ACK if it does not successfully received the eight bits of data.

In data read operations, the slave releases the SDA line after transmitting 8 bits of data and then monitors the line for an ACK signal during the ninth clock period. If an ACK is detected, the slave will continue to transmit next data. If an ACK is not detected, the slave terminates data transmission and waits for a stop condition to be issued by the master before returning to its stand-by mode.

Slave Address : The identify code for the TTP229-AQG is " (1010) ". The device address can be set by the state of the A2, A1 and A0 pins.

Read/Write : The final (eighth) bit of the slave address defines the type of operation to be performed. If the R/W bit is " 1 ", a read operation is executed. If it is " 0 ", a write operation is executed. But the TTP229-AQG only accepts read operation.


The sequence of read data operation please see figure 3-5-1.

Table 3-5-1. Slave Device Addressing

Device	Device Identifier				Device Address			R/W Bit
	B7	B6	B5	B4	B3	B2	B1	B0
TTP229-AQG	1	0	1	0	A2	A1	A0	R



For 16 input keys mode



For 8 input keys mode

Note : Data_0 : B7~B0 is TP0~TP7 on/off status. 0 is key off, 1 is key on.

Data_1 : B7~B0 is TP8~TP15 on/off status. 0 is key off, 1 is key on.

Figure 3-5-1. Read Operation Sequence




Figure 3-5-2. Data Transmission Sequence




Figure 3-5-3. A complete data transfer



Figure 3-5-4. Definition of timing for F/S-mode devices on the I²C-bus

Table 3-5-2. Characteristics of the SDA and SCL bus lines for F/S-mode I²C-bus devices

Parameter	Symbol	Standard-Mode		Fast-Mode		Unit
		Min.	Max.	Min.	Max.	
SCL clock frequency	f _{SCL}		100		400	KHz
LOW period of the SCL clock	t _{LOW}	4.7		1.3		us
HIGH period of the SCL clock	t _{HIGH}	4.0		0.6		us
Hold time (repeated) START condition	t _{HD;STA}	4.0		0.6		us
Set-up time for a repeated START condition	t _{SU;STA}	4.7		0.6		us
Data hold time	t _{HD;DAT}	0		0		us
Data set-up time	t _{SU;DAT}	250		100		ns
Rise time of both SDA and SCL signals	t _r		1000		300	ns
Fall time of both SDA and SCL signals	t _f		300		300	ns
Set-up time for STOP condition	t _{SU;STO}	4.0		0.6		us
Bus free time between a STOP and START condition	t _{BUF}	4.7		1.3		us
Capacitive load for each bus line	C _b		400		400	pF

4. Key operating mode

The TTP229-AQG has the Single-key and Multi-key functions. These functions are set by TP3(SKMS1) and TP4(SKMS0) pins. The all 16 keys can use one group, or the 16 keys can distributed into two groups. The group-1 includes TP0, TP1, TP2, TP3, TP8, TP9, TP10, TP11 keys. The group-2 includes TP4, TP5, TP6, TP7, TP12, TP13, TP14, TP15 keys. How to set the function? Please see below table 4-1 :

Table 4-1. The functions of TP3(SKMS1) and TP4(SKMS0) option

TP3 (SKMS1)	TP4 (SKMS0)	Operating function
1	1	All Single-keys : one group(16keys)
1	0	Two groups operate : group-1=>Single key ; group-2=>Single key
0	1	Two groups operate : group-1=>Single key ; group-2=>Multi key
0	0	All Multi-keys : one group(16 keys)

Note : 1. One group : TP0~TP15.

Two groups : Group-1=>TP0,TP1,TP2,TP3,TP8,TP9,TP10,TP11.

Group-2=>TP4,TP5,TP6,TP7,TP12,TP13,TP14,TP15.

- When uses 8 input keys mode. The using keys are TP0~TP7.
- The option states of TP3 and TP4, the "0" state is used a high-value resistor connected to VSS, the "1" state is not used resistor connected to VSS.
- The key detection acknowledges in Single-key function, the priority is by the key scanning order (from TP0 to TP15) when many keys are touched effectively. It is not by the key touching strength.




5. Wake-up sampling rate and sampling length at sleep mode

The TTP229-AQG has two kinds of sampling rate at sleep mode. These are 8Hz and 64Hz. The two functions are selected by TP5(SLWPTM) pin. The TP5(SLWPTM) pin has used a high-value resistor connected to VSS, it selected the 64Hz sampling rate. Another it is 8Hz that is not used resistor connected to VSS. The 8Hz sampling is the default.

And TTP229-AQG has two kinds of sampling length at sleep mode. They are 4ms and 2ms that are selected by TP6(WPSCT) pin. The default is 4ms that TP6(WPSCT) pin is not used resistor connected to VSS. Another it is 2ms that TP6 pin has used a high-value resistor connected to VSS.

Wake-up sampling timing and length in the sleep mode :



6. Maximum key-on time

If some objects cover in the sense pad, and causing the change quantity enough to be detected. To prevent this, the TTP229-AQG sets a timer to monitor the detection. The timer is the maximum key-on time. It is set about 80sec at 3V. When the detection is over the timer, the system will return to the power-on initial state, and the output becomes inactive until the next detection. The function is set via a high-value resistor connected to the TP7(SKSRT) pin to VSS. The TP7(SKSRT) pin does not has the resistor, it is set disable the maximum key-on time, then the key acts infinitely, this is the default. Another it is set enable the maximum key-on time that has a resistor.

If the system needs to use the maximum key-on time enable and 2-wires serial output interface function, it only uses always polling data for 2-wires serial output interface.

7. Built-in regulator

The capacitive sensing touch pad IC needs stable power. So the TTP229-AQG built in regulator in the chip. It can make the internal power to keep up steady. And the sensitivity detection is normal for chip. And the stable power can avoid sensitivity anomalies and false detections.

8. Auto calibration function

The TTP229-AQG includes a full auto-calibration function. After the device is powered-on, it will calibrate the initial condition of environment first. On the duration time all the functions are disabled, so do not operate. Then the system is into stand-by mode. And all keys are not detected touch more than about 4 seconds, then the system do re-calibration automatically. The procedure is fixed and repeated. By implementing this feature the system can catch the conditions of environment changing. And let operation of the system is normal.

9. The timing from sleep mode to operation mode




Figure 9-1. The timing for false trigger




Figure 9-2. The timing for valid trigger

**10. Option table****Option table :**

Option pin	Option states		Feature	Remark
TP0 (OPDEN)	TP0 (OPDEN)	TP1 (SAHL)	8 output pins => CMOS output active-high 2-wires serial interface => CMOS output active-low	Default
	1	1		
TP1 (SAHL)	1	0	8 output pins => CMOS output active-low 2-wires serial interface => CMOS output active-high	
	0	1	8 output pins => OD output active-low 2-wires serial interface => CMOS output active-low	
	0	0	8 output pins => OC output active-high 2-wires serial interface => CMOS output active-high	
TP2 (Kysel)	1		8 input keys mode	Default
	0		16 input keys mode	
TP3 (SKMS1)	TP3 (SKMS1)	TP4 (SKMS0)	All Single-keys : one group(16keys)	Default
	1	1		
TP4 (SKMS0)	1	0	Two groups operate : group-1=>Single key ; group-2=>Single key	
	0	1	Two groups operate : group-1=>Single key ; group-2=>Multi key	
	0	0	All Multi-keys : one group(16 keys)	
TP5 (WPSCT)	1		8Hz sampling rate for wake-up in sleep mode	Default
	0		64Hz sampling rate for wake-up in sleep mode	
TP6 (SLWPTM)	1		Wake-up sampling length=>about 4.0ms	Default
	0		Wake-up sampling length=>about 2.0ms	
TP7 (SKSRT)	1		Maximum key-on time disable=>infinite	Default
	0		Maximum key-on time enable=>about 80sec	
SLSERT	1		Serial output interface type selected =>2-wires serial output	Default
	0		Serial output interface type selected =>I ² C-bus interface	

Note : 1. About the combinations of group-1 and group-2, please see above point-4.

2. Option states “1” mean internal pull-up (default).

3. Option states “0” mean that TP0~TP7 pins are via high-value resistors connected to VSS, other SLSERT pin is connected to VSS directly.




Preliminary


TTP229-AQG
TonTouch™

APPLICATION CIRCUIT

APPLICATION FOR 16 INPUT KEYS



APPLICATION FOR 8 INPUT KEYS



PS : 1. On PCB, the length of lines from touch pad to IC pin shorter is better.


And the lines do not parallel and cross with other lines.

2. The power supply must be stable. If the supply voltage drift or shift quickly, maybe causing sensitivity anomalies or false detections.
3. The material of panel covering on the PCB can not include the metal or the electric element. The paints on the surfaces are the same.
4. The C1 capacitor must be used between VDD and VSS; and should be routed with very short tracks to the device's VDD and VSS pins (TTP229-AQG).
5. The capacitance CJ0~CJ3 and CJWA~CJWB can be used to adjust the sensitivity. The value of capacitors use smaller, then the sensitivity will be better. The sensitivity adjustment must according to the practical application on PCB. The range value of capacitors are $1\text{pF} \leq \text{CJ0} \sim \text{CJ3} \leq 50\text{pF}$, $1\text{pF} \leq \text{CJWA} \sim \text{CJWB} \leq 50\text{pF}$. Recommend to adjust the CJ0~CJ3 capacitor for K0~K15 first, then adjusting the CJWA and CJWB capacitor for Wake-up sensitivity.
6. The sensitivity adjustment capacitors (CJ0~CJ3, CJWA~CJWB) must use smaller temperature coefficient and more stable capacitors. Such are X7R, NPO for example. So for touch application, recommend to use NPO capacitor, for reducing that the temperature varies to affect sensitivity.
7. Recommend to use 820K ohm resistor for RP0~RP7 resistors.
8. When the system does not use the serial output interface, the SCL pin must be connected to VSS or VDD, it is not allowed floating.

PACKAGE OUTLINE (32 PIN QFN)

Package Type: QFN-32

Package Outline Dimension



SYMBOLS	MIN.	NOM.	MAX.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.203 REF.		
b	0.18	0.25	0.30
D	5.00 BSC		
E	5.00 BSC		
e	0.50 BSC.		
L	0.35	0.40	0.45
K	0.20	—	—

UNIT : mm

	D2			E2		
PAD SIZE	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
114X114 MIL	2.60	2.70	2.75	2.60	2.70	2.75
134X134 MIL	3.10	3.20	3.25	3.10	3.20	3.25

UNIT : mm

NOTES :

- JEDEC OUTLINE : N/A.
- DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION b SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
- THE MINIMUM "K" VALUE OF 0.20mm APPLIES.
- BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.



ORDER INFORMATION

a. Package form: TTP229-AQG

REVISE HISTORY

1. 2009/12/03

-Original version : V_1.0

2. 2009/12/22 =>V_1.1

-Adding some descriptions for function.

A. Adding the description of Stand-by current at the page-5.

B. Adding the figure and description for OD and OC output mode at the page-7 point 3-3

C. Adding the description of Single-key function at the page-11 point 4 note 4

D. Changing and adding the Maximum Key-on Time value at the page-1, 4, 5, 12, 14.

E. Changing the description of Table 4-1 at the page-11.

F. Changing the values for RP0~RP7 resistors from 1M to 820K at page-16 PS: 7.