

N-Channel MOSFET

Applications:

- Adaptor
- Charger
- .SMPS

PS)

Lead Free Package and Finish


V_{DSS}	R _{DS(ON)} (Typ.)	I _D
40V	$3.5 m\Omega$	202A


Features:

- RoHS Compliant
- Low ON Resistance
- Low Gate Charge
- Peak Current vs Pulse Width Curve
- Inductive Switching Curves

Ordering Information

<u> </u>		
PART NUMBER	PACKAGE	BRAND
FTP1404	TO-220	IPS





Absolute Maximum Ratings $T_C=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	FTP1404	Units
V _{DSS}	Drain-to-Source Voltage	40	V
I _D	Continuous Drain Current	202	А
	Continuous Drain Current T _C =100°C	143	А
I _{DM}	Pulsed Drain Current (NOTE *1)	808	А
n	Power Dissipation	271	W
P_D	Derating Factor above 25℃	2.16	W/°C
V _{GS}	Gate-to-Source Voltage	±20	V
E _{AS}	Single Pulse Avalanche Energy(NOTE *2)	519	mJ
T _L	Maximum Temperature for Soldering	300	
T_J and T_{STG}	Operating Junction and Storage Temperature Range	150, -55 to150	$^{\circ}$

Thermal Resistance

Symbol	Parameter	Тур.	Units	Test Conditions
$R_{ heta JC}$	Junction-to-Case	0.46	°C/W	Water cooled heatsink, P _D adjusted for a peak junction temperature of +150°C.
$R_{\theta JA}$	Junction-to-Ambient	81.6		1 cubic foot chamber, free air.

Page 1 of 9



OFF Characteristics $T_C=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	40			V	V_{GS} =0V, I_D =250 μ A
I _{DSS}	Drain-to-Source Leakage Current			1	μΑ	V_{DS} =40V, V_{GS} =0V
						T _J =25°C
				100		V_{DS} =32V, V_{GS} =0V
						T _J =125°C
I _{GSS}	Gate-to-Source Forward Leakage			+100	nΛ	V _{GS} =+20V
	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -20V

ON Characteristics $T_J=25^{\circ}\mathbb{C}$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions		
R _{DS(ON)}	StaticDrain-to-Source On-Resistance		3.5	4.5	mΩ	V _{GS} =10V, I _D =81A		
$V_{GS(TH)}$	Gate Threshold Voltage	2		4	V	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		
Pulse width \$	Pulse width ≤300µs; duty cycle≤ 2%							

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
C _{iss}	Input Capacitance		5431			\/ 0\/\/ 25\/
Coss	Output Capacitance		1542		pF	V_{GS} = 0V, V_{DS} = 25V f =1.0MHz
C _{rss}	Reverse Transfer Capacitance		170			I = I.UIVII Z
Q_g	Total Gate Charge		103.6			1 04 / \ 20 /
Q_{gs}	Gate-to-Source Charge		20		nC	$I_D=81A, V_{DD}=32V$ $V_{GS}=10V$
Q _{gd}	Gate-to-Drain ("Miller") Charge		33.2			v _{GS} = 10V

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t _{d(ON)}	Turn-on Delay Time		29.1			V_{DD} =20V, I_{D} =81A, V_{GS} =10V R_{G} =2.5 Ω
t _{rise}	Rise Time		27.5	ŀ		
t _{d(OFF)}	Turn-Off Delay Time		85.3	1	ns	
t _{fall}	Fall Time		35.7			



Source-Drain Diode Characteristics Tc=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
I _S	Continuous Source Current			202	Α	T. 25°	
	(Body Diode)						
I _{SM}	Maximum Pulsed Current			808	Α	T _C =25℃	
	(Body Diode)			000	A		
V_{SD}	Diode Forward Voltage			1.5	٧	I_{SD} =95A, V_{GS} =0V	
t _{rr}	Reverse Recovery Time		1708		ns	I _S = 10A	
Q _{rr}	Reverse Recovery Charge		4.36		uC	di/dt=100A/us	
Pulse width	Pulse width ≤300µs; duty cycle ≤ 2%						

Notes:


Page 3 of 9

^{*1.} Repetitive rating; pulse width limited by maximum junction temperature.

^{*2.} L=0.12mH, I_D =95A, Start T_J =25 $^{\circ}$ C




Characteristics Curve:





PD, Power dissipation, 200 150 100 50 0 0 25 75 100 125 150

300

Figure 1 Maximum Forward Bias Safe Operating Area







V_{DS}, Drain-to-Source Voltage, V

Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 5 Typical Output Characteristics

Figure 4 Typical Output Characteristics





Figure 6 Typical Transfer Characteristics








Figure 7 Typical Gate Charge vs Gate to Source Voltage

Figure 8 Typical Body Diode Transfer Characteristics




Figure 9 Typical Capacitance vs Drain to Source Voltage





Figure 10 Typical Drian to Source on Resistance vs Junction Temperature









Figure 13 Maximum Effective Transient Thermal Impedance, Junction-to-Case

T, Rectangular Pulse Duration [sec]



Test Circuits and Waveforms

Figure 14. Gate Charge Test Circuit




V_{DS}
I_D
Miller
Region
V_{GS}

Figure 15. Gate Charge Waveforms

Figure 16. Resistive Switching Test Circuit

Figure 17. Resistive Switching Waveforms








Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform






Figure 20. Unclamped Inductive Switching Test Circuit

Figure21.Unclamped Inductive Switching Waveform







Disclaimers:

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.